OpenASIC
    • \[\[global:header.categories\]\]
    • \[\[global:header.recent\]\]
    • \[\[global:header.tags\]\]
    • \[\[global:header.popular\]\]
    • \[\[global:header.users\]\]
    • \[\[global:header.groups\]\]
    • \[\[global:header.search\]\]
    • Register
    • Login

    H265 ENCODER RTL V2.0仿真教程

    Scheduled Pinned Locked Moved 新闻文档 | News & Documents
    62 Posts 29 Posters 245.2k Views 1 Watching
    Loading More Posts
    • Oldest to Newest
    • Newest to Oldest
    • Most Votes
    Reply
    • Reply as topic
    Log in to reply
    This topic has been deleted. Only users with topic management privileges can see it.
    • F Offline
      Fudh @tang
      last edited by

      @tang 好的, 谢谢

      1 Reply Last reply Reply Quote 0
      • J Offline
        jadick
        last edited by

        Hello.
        I always get a "segmentation fault" warning when trying to run the command "./f265 -c f265_encode.cfg" and no data is generated from my .yuv.

        Anyone knows what could be the reason to that issue?
        I am using sudo and all the files have the necessary permissions.

        Thanks.

        H 1 Reply Last reply Reply Quote 0
        • F Offline
          Fudh @tang
          last edited by

          @tang 想问下Xilinx的板子硬件已经实现了吗 z7020?可以提供下具体的硬件清单吗

          T J 2 Replies Last reply Reply Quote 0
          • T Offline
            tang @Fudh
            last edited by

            @Fudh 我们用的zcu102,zynq ultrascale+,谢谢

            F K X 3 Replies Last reply Reply Quote 0
            • F Offline
              Fudh @tang
              last edited by

              This post is deleted!
              1 Reply Last reply Reply Quote 0
              • B Offline
                Bryant
                last edited by

                This post is deleted!
                1 Reply Last reply Reply Quote 0
                • Y Offline
                  yinbanghui1982
                  last edited by

                  请问cabac_bina.v中的两处for循环,都以i作为循环变量,是不是有问题?

                  // --- Specail --- //

                  reg ctx_spflag[0:3];
                  integer i;

                  always @ (*)
                  begin
                  for (i=0; i<4; i=i+1)
                  begin
                  case(ctx[i])
                  9'd8:

                  1 Reply Last reply Reply Quote 0
                  • K Offline
                    kemberly @tang
                    last edited by

                    @tang 您是否使用Xilinx板(尤其是Zynq ultrascale + zcu102板)成功实现了代码?

                    T 1 Reply Last reply Reply Quote 0
                    • T Offline
                      tang @kemberly
                      last edited by

                      @kemberly 我们成功实现了,谢谢

                      1 Reply Last reply Reply Quote 0
                      • G Offline
                        Giljohn
                        last edited by Giljohn

                        @tang, 可以使用Windows模擬嗎

                        1 Reply Last reply Reply Quote 0
                        • B Offline
                          btlmx @yfor
                          last edited by

                          @yfor 1920x1088有RTL仿真过可以吗?

                          1 Reply Last reply Reply Quote 0
                          • S Offline
                            sandeepvk22 @tang
                            last edited by

                            @tang
                            I'm getting some errors while doing the simulaion.
                            The parameter 'bs_byte_cnt' isn't matching between f265 and h265
                            How can it be corrected
                            I've attached the screenshot..Please tell

                            模拟时出现一些错误。
                            f265和h265之间的参数'bs_byte_cnt'不匹配
                            如何纠正
                            我已附上屏幕截图。.请告诉0_1606368230378_1606129535183-screenshot-from-2020-11-23-16-31-27-resized.jpeg

                            1 Reply Last reply Reply Quote 0
                            • S Offline
                              sandeepvk22
                              last edited by

                              @wr115946873
                              I'm getting some errors while doing the simulaion.
                              The parameter 'bs_byte_cnt' isn't matching between f265 and h265
                              How can it be corrected
                              I've attached the screenshot..Please tell

                              模拟时出现一些错误。
                              f265和h265之间的参数'bs_byte_cnt'不匹配
                              如何纠正
                              我已附上屏幕截图。.请告诉
                              0_1606371082989_1606129535183-screenshot-from-2020-11-23-16-31-27-resized.jpeg

                              1 Reply Last reply Reply Quote 0
                              • S Offline
                                sandeepvk22
                                last edited by

                                Sir,can you please tell which module is to be added for rate control??
                                I'm currently working on h265enc_v2.0 made by you..
                                I'm not able to get the output because of some errors in simulation.I'm attaching the screenshot of the errors in this.
                                Please tell how to correct the errors.

                                先生,您能告诉我们要添加哪个模块进行速率控制吗?
                                我目前正在研究您制作的h265enc_v2.0。
                                由于模拟中存在一些错误,因此我无法获得输出。我在此附加了错误的屏幕截图。
                                请告诉您如何纠正错误。

                                2_1606454210629_3.png
                                1_1606454210629_2.png
                                0_1606454210629_1.png

                                1 Reply Last reply Reply Quote 0
                                • L Offline
                                  li_fpga @tang
                                  last edited by

                                  @tang said in H265 ENCODER RTL V2.0仿真教程:

                                  软件和硬件设置的QP不同输出的错误结果,错误后会停止编码,供参考

                                  作为一个初学者,请问如果出现第二种错误的话,怎么解决阿?

                                  桂 H 2 Replies Last reply Reply Quote 0
                                  • 桂 Offline
                                    桂蛇 @li_fpga
                                    last edited by

                                    @li_fpga 如果你是在Windows环境下的仿真,可以试试看将测试文件中$fopen中的 'r' 改成 'rb',我之前也遇到了,后来改了之后就没有问题了

                                    1 Reply Last reply Reply Quote 0
                                    • 龙 Offline
                                      龙行泽雨 @gavinchen
                                      last edited by

                                      @gavinchen 请问你解决这个问题了吗?我用modelsim进行仿真,到最后遇到 $fscanf : Argument 1 is not a valid file descriptor.的报错

                                      M 1 Reply Last reply Reply Quote 0
                                      • 龙 Offline
                                        龙行泽雨
                                        last edited by

                                        有人成功在Windows用modelsim仿真成功过吗?

                                        L 1 Reply Last reply Reply Quote 0
                                        • L Offline
                                          LiuChangjiang @龙行泽雨
                                          last edited by

                                          @龙行泽雨 我目前在modelsim上仿真成功,可以交流

                                          M X 2 Replies Last reply Reply Quote 0
                                          • M Offline
                                            mldxl @LiuChangjiang
                                            last edited by

                                            @LiuChangjiang 你好能请教你一下如何在modelsim仿真的吗,新人小白最近刚接触这个

                                            L 1 Reply Last reply Reply Quote 0
                                            • 1
                                            • 2
                                            • 3
                                            • 4
                                            • 2 / 4
                                            • First post
                                              Last post
                                            Copyright © 2016 OpenASIC.XinKai
                                            VIP Lab @Fudan University | XK Silicon