OpenASIC
    • \[\[global:header.categories\]\]
    • \[\[global:header.recent\]\]
    • \[\[global:header.tags\]\]
    • \[\[global:header.popular\]\]
    • \[\[global:header.users\]\]
    • \[\[global:header.groups\]\]
    • \[\[global:header.search\]\]
    • Register
    • Login

    H.265/HEVC Encoder IP Architecture 系统架构

    Scheduled Pinned Locked Moved 新闻文档 | News & Documents
    h.265系统架构achitecture
    2 Posts 2 Posters 19.1k Views 1 Watching
    Loading More Posts
    • Oldest to Newest
    • Newest to Oldest
    • Most Votes
    Reply
    • Reply as topic
    Log in to reply
    This topic has been deleted. Only users with topic management privileges can see it.
    • B Offline
      bo
      last edited by bo

      H265enc V1.0 System Architecture 系统架构

      系统架构框图

      0_1482394663711_h265enc.jpg

      模块

      • TPU: 一个外置的主控制器,可做码率控制,Header添加等(目前1.0版本代码未包括)
      • Coarse Motion Estimation: 粗粒度运动估计(软硬件实现方案皆可)
      • Fine Motion Estimation: 细粒度运动估计,包括IME(Full Search),FME(Full Search)
      • Pre Intra Prediction;粗粒度Intra预测(软硬件实现方案皆可)
      • Post Intra Prediction: 细粒度Intra预测(支持All Intra Mode)
      • Transform&Quantization: 4/8/16/32全模式DCT/IDCT,量化计算
      • CABAC:熵编码
      • SAO:SAO
      • DB:块滤波

      接口

      目前的代码顶层是h265core,需要自行封装AXI, APB接口

      码率控制

      可集成一个轻量级的MCU,比如MIPS、ARM M0进来即可

      Slice Header,SPS,PPS

      由主处理器或者内置集成轻量级MCU用软件方法产生,目前的H265core仅仅产生每个LCU的bitstream,方便用户根据自己需求来选择加入Header方案。

      1 Reply Last reply Reply Quote 0
      • S Offline
        sandeepvk22
        last edited by

        Please give the link to download

        请提供下载链接

        1 Reply Last reply Reply Quote 0
        • 1 / 1
        • First post
          Last post
        Copyright © 2016 OpenASIC.XinKai
        VIP Lab @Fudan University | XK Silicon